Coursera Flash Sale
40% Off Coursera Plus for 3 Months!
Grab it
Explore the revolutionary transformation of processor architecture through chiplets and heterogeneous integration in this 50-minute conference presentation from SNIA SDC 2025. Discover how emerging memory technologies including MRAM, ReRAM, FRAM, and PCM will eventually replace traditional DRAM HBM stacks, on-chip NOR flash, SRAM, and NAND flash in many applications. Learn why DRAM's refresh mechanism and the energy-intensive write operations of NAND and NOR flash are giving way to cooler, more efficient memory solutions that integrate seamlessly within processor packages. Understand how processor die sizes will dramatically shrink through the adoption of new memory technologies replacing on-chip NOR and SRAM, and how the UCIe interface enables these memories to compete while reducing overall costs. Examine four key technologies driving processor architecture changes: chiplet-based larger processors, UCIe interface for interconnecting commodity chiplets, persistent memory chips that reduce power and cost by replacing DRAM/SRAM/flash, and heterogeneous integration combining new processes with standard logic. Gain insights into new hardware and software configurations that were previously too costly or undesirable, and discover why leading processor manufacturers are seriously pursuing these technologies to help systems exceed price/performance and power goals while reducing both purchase price per teraflop and energy costs per teraflop.
