This course provides an understanding to the key concepts in the world of hardware verification. This course is designed to provide a comprehensive overview of verification methodologies, covering the verification process, reusable testbenches, verification environment architecture and constraint random coverage-driven verification.
Intended audience
Verification Engineer, ASIC Verification Engineer, FPGA Verification Engineer, Design Verification Engineer, SoC Verification Engineer
Prerequisites
- Prior knowledge in Verilog HDL
Assessment & certification
- Assessment fee: Included — no extra fee
- Assessment mode: Online
- Assessment provider: Maven Silicon
- Certificate provider: SWAYAM Plus and Maven Silicon