Some Aspects of Hardware-Aware Quantum Error Correction
Institute for Pure & Applied Mathematics (IPAM) via YouTube
Finance Certifications Goldman Sachs & Amazon Teams Trust
Google AI Professional Certificate - Learn AI Skills That Get You Hired
Overview
Google, IBM & Meta Certificates — All 10,000+ Courses at 40% Off
One annual plan covers every course and certificate on Coursera. 40% off for a limited time.
Get Full Access
Explore hardware-aware quantum error correction strategies in this 50-minute conference talk from IPAM's Bridging the Gap Between NISQ and FTQC Workshop. Delve into the critical importance of designing quantum error correction (QEC) protocols that account for specific qubit hardware properties to optimize limited quantum resources across near, medium, and long-term applications. Examine the practical challenges of qubit reset requirements in syndrome extraction circuits, where textbook QEC demands high-fidelity qubit resets after measurement—a technically demanding process. Discover theoretical and simulation results that demonstrate how avoiding qubit resets affects both quantum memory performance and logical operations. Learn about two innovative syndrome extraction circuits specifically designed to perform effectively in no-reset regimes, offering practical solutions for current hardware limitations. Gain insights into the intersection of theoretical quantum error correction principles and real-world hardware constraints that shape the development of fault-tolerant quantum computing systems.
Syllabus
Ophelia Crawford - Some aspects of hardware-aware quantum error correction - IPAM at UCLA
Taught by
Institute for Pure & Applied Mathematics (IPAM)