Coursera Spring Sale
40% Off Coursera Plus Annual!
Grab it
This conference talk explores the integration of advanced RISC-V extensions to enhance the performance and efficiency of DPDK (Data Plane Development Kit). Discover how ByteDance engineers Liang Ma and Yuwei Zhang implement three key RISC-V extensions to optimize DPDK operations. Learn about CRC implementation using the Zbc extension's carry-less multiplication instructions for hardware-accelerated Cyclic Redundancy Checks. Understand how the Zawrs extension enables efficient waiting mechanisms through RISC-V-specific versions of rte_wait_until_equal functions, including techniques for handling 16-bit values and applications in DPDK power management. Explore prefetching capabilities with the Zicbop extension for cache block operations to implement the rte_prefetch function family. Through detailed examples and performance benchmarks, gain practical insights into how these extensions significantly improve performance and energy efficiency in data plane applications.
