AI, Data Science & Business Certificates from Google, IBM & Microsoft
Master Agentic AI, GANs, Fine-Tuning & LLM Apps
Overview
Google, IBM & Meta Certificates — All 10,000+ Courses at 40% Off
One annual plan covers every course and certificate on Coursera. 40% off for a limited time.
Get Full Access
Learn how to optimize gate sizes and transistor widths for single-path digital designs to minimize delay. Explore practical examples demonstrating the process of determining optimal gate sizes in digital circuit design, enhancing your understanding of efficient circuit optimization techniques.
Syllabus
5.4 - Optimizing Gate Size
Taught by
NPTEL-NOC IITM