Class Central is learner-supported. When you buy through links on our site, we may earn an affiliate commission.

Stanford University

Dynamic Code Optimization and the NVIDIA Denver Processor

Stanford University via YouTube

Go to class Write review
Boot.dev Ad

The Most Addictive Python and SQL Courses

Learn More → CodeSignal Ad

2,000+ Free Courses with Certificates: Coding, AI, SQL, and More

Learn More →

Overview

Google, IBM & Meta Certificates – 40% Off
One Coursera Plus subscription covers most Professional Certificates on Coursera.
Unlock All Certificates
This seminar examines NVIDIA Denver's dynamic code optimization approach, including binary translation, pipeline design, microarchitectural tradeoffs, and benchmark performance on ARM processors.

Syllabus

Introduction.
TEGRA K1 with Dual Denver CPUs.
DENVER VALUE PROPOSITION.
PIPELINE SKEW.
SKEWED PIPELINE.
Pipeline Microarchitecture - Mispredict Penalty.
DENVER PERFORMANCE.
IDEALISTIC VIEW OF CPU DESIGN.
CYNICAL VIEW OF CPU DESIGN.
HW VS SW IN MICROARCHITECTURE.
DCO VIEW OF CPU DESIGN.
DCO UARCH SIMPLIFICATIONS.
DYNAMIC CODE OPTIMIZATION OPTIMIZE ONCE, USE MANY TIMES.
186.CRAFTY EXECUTION -3% of benchmark run.
CODE EXAMPLE FROM 164.GZIP.
HISTORICAL BT SYSTEMS.

Taught by

Stanford Online

Tags

Reviews

Start your review of Dynamic Code Optimization and the NVIDIA Denver Processor

Go to class

Never Stop Learning.

Get personalized course recommendations, track subjects and courses with reminders, and more.

Sign up for free
Someone learning on their laptop while sitting on the floor.