Class Central is learner-supported. When you buy through links on our site, we may earn an affiliate commission.

YouTube

Smashing Memory and I/O Limits - Architectures for the GenAI Era

Open Compute Project via YouTube

Overview

Google, IBM & Meta Certificates – 40% Off
One plan covers every Professional Certificate on Coursera.
Unlock All Certificates
Explore innovative system-level architectures designed to overcome the critical memory and I/O bottlenecks that limit today's GenAI training and inference workloads in this 17-minute conference talk. Learn about groundbreaking solutions including custom HBM on FinFET base die technology that enables memory expansion and unprecedented bandwidth density while overcoming traditional HBM packaging constraints to break through the Memory Wall. Discover D2D-to-C2C fanout architectures that dramatically improve XPU-XPU and system-level interconnect bandwidth, power efficiency, and scalability, effectively addressing the I/O Wall and unlocking new possibilities for on-board and optical connectivity. Understand how these solutions create highly efficient, manufacturable GenAI systems built with open, scalable, chiplet-based architectures that align with Open Compute Project community goals and can enable orders of magnitude improvements in bandwidth, density, and flexibility for next-generation AI infrastructure.

Syllabus

Smashing Memory & I O Limits Architectures for the GenAI Era

Taught by

Open Compute Project

Reviews

Start your review of Smashing Memory and I/O Limits - Architectures for the GenAI Era

Never Stop Learning.

Get personalized course recommendations, track subjects and courses with reminders, and more.

Someone learning on their laptop while sitting on the floor.