Google, IBM & Meta Certificates — All 10,000+ Courses at 40% Off
One annual plan covers every course and certificate on Coursera. 40% off for a limited time.
Get Full Access
Explore a 25-minute conference talk from USENIX FAST '13 that delves into the implementation of advanced error correction codes in solid state drives (SSDs). Learn about the challenges of using low-density parity-check (LDPC) codes in SSDs as NAND flash memory capacity increases and reliability decreases. Discover three innovative techniques designed to mitigate LDPC-induced response time delays, allowing SSDs to fully benefit from enhanced error correction capabilities. Examine quantitative evaluations of these techniques through trace-based SSD simulations, including runtime characterization of NAND flash memory reliability and LDPC code decoding. Understand how these integrated techniques can significantly reduce worst-case system read response time delays, making strong error correction code alternatives viable for NAND flash memory while maintaining acceptable performance for mainstream applications. Gain insights into the trade-offs between SSD capacity, reliability, and price reduction in the context of advanced error correction implementation.
