Overview
Google, IBM & Meta Certificates – 40% Off
One plan covers every Professional Certificate on Coursera.
Unlock All Certificates
Explore delay estimation techniques for various logic gates, including tristate inverters and multiplexers, in this 39-minute lecture from NPTEL-NOC IITM. Delve into the concepts of logical effort and parasitic delay, gaining valuable insights into their impact on different gate structures and circuit performance.
Syllabus
5.1 - Logical effort and Parasitic delay for different gates
Taught by
NPTEL-NOC IITM